Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.
References
Configurations
Configuration 1 (hide)
|
Configuration 2 (hide)
|
Configuration 3 (hide)
|
Configuration 4 (hide)
|
Configuration 5 (hide)
|
Configuration 6 (hide)
|
Configuration 7 (hide)
|
Configuration 8 (hide)
|
History
No history.
Information
Published : 2018-08-14 19:29
Updated : 2023-11-07 02:58
NVD link : CVE-2018-3646
Mitre link : CVE-2018-3646
CVE.ORG link : CVE-2018-3646
JSON object : View
Products Affected
intel
- core_m7
- core_i7
- core_i3
- core_m5
- xeon
- core_m
- core_m3
- core_i5
CWE